From the Institute of Computing Technology division of the Chinese Academy of Sciences and Peng Cheng Laboratory comes a high-performance and well-documented RISC-V core called XiangShan. In the Git ...
Alibaba claims its XuanTie C950 CPU runs a 27-billion-parameter AI model at 30 tokens per second without a GPU, but these ...
A technical paper titled “Is RISC-V ready for HPC prime-time: Evaluating the 64-core Sophon SG2042 RISC-V CPU” was published by researchers at University of Edinburgh. “The Sophon SG2042 is the ...
It’s something of an article of faith, that to run Linux your computer must include a hardware memory management unit, or MMU. To an extent it’s true, in that for a Linux-based system to shine it must ...
The open-source YuzukiNeko development board combines a RISC-V multimedia SoC, 16 MiB PSRAM and 16 MiB NOR Flash in a ...
If you’re closely following the semiconductor space, you will be pleased to know that Synopsys, Inc. has made a significant announcement this week. With the introduction of the new RISC-V ARC-V ...
ARM is the most successful microprocessor architecture on the planet, with its licensees shipping billions of chips a year. But a rival has emerged in the past few years called RISC-V, a new kind of ...
Earlier this month, Qualcomm announced it was working with Google on a RISC-V Wear OS chip. The Android team today provided an update on RISC-V adoption, including an initial timeline and emulator ...
Forbes contributors publish independent expert analyses and insights. Marco Chiappetta is a technologist who covers semiconductors and AI. In recent years, the RISC-V architecture has gained ...
RISC-V, the open-standard Instruction Set Architecture (ISA) conceived by UC Berkeley developers in 2010, is going from strength to strength. The RISC in RISC-V stands for Reduced Instruction Set ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results